pub const HARAKA_PIPELINE_LATENCY: usize = _; // 20usizeExpand description
Registered transfers per complete hash; there is no input backpressure.
Two stages per AES round (SubBytes/ShiftRows, then MixColumns/AddRoundKey), so 20 clock cycles from input to digest.