Cycles from presenting a read address to its node on the output: one
input register, the RAM’s own read register, READ_PIPE, then the
output register after the half-select mux.
With READ_PIPE = 2 this is 5 cycles. The
signer sizes its in-flight read tokens by it.