Constant READ_PIPE 

pub const READ_PIPE: usize = 2;

Extra output registers after each RAM read (see the module docs).

Two registers give Vivado room to absorb the UltraRAM cascade delay at 205 MHz. Changing this changes CACHE_READ_LATENCY, which the signer follows automatically.