pub fn block_hdl(name: &str) -> Result<String>Expand description
Verilog of one leaf block, exported for mapping calibration (the Yosys
leaf maps behind config::yosys_calibrated). name is one of
BLOCKS and is also used as the top module name and file stem; any
other name is an error.