pub fn cores() -> Vec<(u32, u32)>
The kinds of core a line can hold: (ring stages, LUTs). Stages are also the rate in 1/80 blocks per clock; 80 is the full pipeline.