pub fn fast64_core_hdl() -> Result<String>Expand description
Compile Fast64Core and return its generated Verilog netlist.
The returned string is a build artifact. Developers should modify the RHDL modules, regenerate the netlist, and never edit the emitted Verilog.